
Общая схема
RAM


Data Path
Control Unit
(wr)
Data address
(addr)
(selector)
MUX
(imm)
SUM


input
Data Path
Control unit
output


Control Unit
+1
MUX
Program
Counter
RAM


SUM
(PC)
(offset)
RAM
(oe)
(wr)
(store)
MUX
(selector)
(indirect)
ACC
ALU
Commutator
Z
V
C


(jmp_addr)
(ZVC)
(selector)
instruction decoder
Data Path
input
output